

## 1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/24 Group and Table 1.2 outlines the Functions and Specifications for R8C/25 Group.

**Table 1.1 Functions and Specifications for R8C/24 Group**

| Item                          |                                     | Specification                                                                                                                                                                                                                                                                 |
|-------------------------------|-------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CPU                           | Number of fundamental instructions  | 89 instructions                                                                                                                                                                                                                                                               |
|                               | Minimum instruction execution time  | 50 ns ( $f(XIN) = 20$ MHz, $VCC = 3.0$ to $5.5$ V)<br>100 ns ( $f(XIN) = 10$ MHz, $VCC = 2.7$ to $5.5$ V)<br>200 ns ( $f(XIN) = 5$ MHz, $VCC = 2.2$ to $5.5$ V)                                                                                                               |
|                               | Operating mode                      | Single-chip                                                                                                                                                                                                                                                                   |
|                               | Address space                       | 1 Mbyte                                                                                                                                                                                                                                                                       |
|                               | Memory capacity                     | Refer to <b>Table 1.3 Product Information for R8C/24 Group</b>                                                                                                                                                                                                                |
| Peripheral Functions          | Ports                               | I/O ports: 41 pins, Input port: 3 pins                                                                                                                                                                                                                                        |
|                               | LED drive ports                     | I/O ports: 8 pins                                                                                                                                                                                                                                                             |
|                               | Timers                              | Timer RA: 8 bits $\times$ 1 channel<br>Timer RB: 8 bits $\times$ 1 channel<br>(Each timer equipped with 8-bit prescaler)<br>Timer RD: 16 bits $\times$ 2 channels<br>(Input capture and output compare circuits)<br>Timer RE: With real-time clock and compare match function |
|                               | Serial interfaces                   | 2 channels (UART0, UART1)<br>Clock synchronous serial I/O, UART                                                                                                                                                                                                               |
|                               | Clock synchronous serial interface  | 1 channel<br>I <sup>2</sup> C bus Interface <sup>(1)</sup><br>Clock synchronous serial I/O with chip select                                                                                                                                                                   |
|                               | LIN module                          | Hardware LIN: 1 channel (timer RA, UART0)                                                                                                                                                                                                                                     |
|                               | A/D converter                       | 10-bit A/D converter: 1 circuit, 12 channels                                                                                                                                                                                                                                  |
|                               | Watchdog timer                      | 15 bits $\times$ 1 channel (with prescaler)<br>Reset start selectable                                                                                                                                                                                                         |
|                               | Interrupts                          | Internal: 11 sources, External: 5 sources, Software: 4 sources, Priority levels: 7 levels                                                                                                                                                                                     |
|                               | Clock                               | Clock generation circuits                                                                                                                                                                                                                                                     |
|                               |                                     | 3 circuits<br>• XIN clock generation circuit (with on-chip feedback resistor)<br>• On-chip oscillator (high speed, low speed)<br>High-speed on-chip oscillator has a frequency adjustment function<br>• XCIN clock generation circuit (32 kHz)                                |
|                               |                                     | Real-time clock (timer RE)                                                                                                                                                                                                                                                    |
|                               | Oscillation stop detection function | XIN clock oscillation stop detection function                                                                                                                                                                                                                                 |
|                               | Voltage detection circuit           | On-chip                                                                                                                                                                                                                                                                       |
|                               | Power-on reset circuit              | On-chip                                                                                                                                                                                                                                                                       |
| Electrical Characteristics    | Supply voltage                      | $VCC = 3.0$ to $5.5$ V ( $f(XIN) = 20$ MHz)<br>$VCC = 2.7$ to $5.5$ V ( $f(XIN) = 10$ MHz)<br>$VCC = 2.2$ to $5.5$ V ( $f(XIN) = 5$ MHz)                                                                                                                                      |
|                               | Current consumption                 | Typ. 10 mA ( $VCC = 5.0$ V, $f(XIN) = 20$ MHz)<br>Typ. 6 mA ( $VCC = 3.0$ V, $f(XIN) = 10$ MHz)<br>Typ. 2.0 $\mu$ A ( $VCC = 3.0$ V, wait mode ( $f(XCIN) = 32$ kHz))<br>Typ. 0.7 $\mu$ A ( $VCC = 3.0$ V, stop mode)                                                         |
| Flash Memory                  | Programming and erasure voltage     | $VCC = 2.7$ to $5.5$ V                                                                                                                                                                                                                                                        |
|                               | Programming and erasure endurance   | 100 times                                                                                                                                                                                                                                                                     |
| Operating Ambient Temperature |                                     | -20 to 85°C (N version)                                                                                                                                                                                                                                                       |
|                               |                                     | -40 to 85°C (D version) <sup>(2)</sup>                                                                                                                                                                                                                                        |
|                               |                                     | -20 to 105°C (Y version) <sup>(3)</sup>                                                                                                                                                                                                                                       |
| Package                       |                                     | 52-pin molded-plastic LQFP                                                                                                                                                                                                                                                    |
|                               |                                     | 64-pin molded-plastic FLGA                                                                                                                                                                                                                                                    |

**NOTES:**

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D version if D version functions are to be used.
3. Please contact Renesas Technology sales offices for the Y version.

**Table 1.2 Functions and Specifications for R8C/25 Group**

| Item                          |                                     | Specification                                                                                                                                                                                                                                                                                              |
|-------------------------------|-------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CPU                           | Number of fundamental instructions  | 89 instructions                                                                                                                                                                                                                                                                                            |
|                               | Minimum instruction execution time  | 50 ns ( $f(XIN) = 20$ MHz, $VCC = 3.0$ to $5.5$ V)<br>100 ns ( $f(XIN) = 10$ MHz, $VCC = 2.7$ to $5.5$ V)<br>200 ns ( $f(XIN) = 5$ MHz, $VCC = 2.2$ to $5.5$ V)                                                                                                                                            |
|                               | Operating mode                      | Single-chip                                                                                                                                                                                                                                                                                                |
|                               | Address space                       | 1 Mbyte                                                                                                                                                                                                                                                                                                    |
|                               | Memory capacity                     | Refer to <b>Table 1.4 Product Information for R8C/25 Group</b>                                                                                                                                                                                                                                             |
| Peripheral Functions          | Ports                               | I/O ports: 41 pins, Input port: 3 pins                                                                                                                                                                                                                                                                     |
|                               | LED drive ports                     | I/O ports: 8 pins                                                                                                                                                                                                                                                                                          |
|                               | Timers                              | Timer RA: 8 bits $\times$ 1 channel<br>Timer RB: 8 bits $\times$ 1 channel<br>(Each timer equipped with 8-bit prescaler)<br>Timer RD: 16 bits $\times$ 2 channels<br>(Input capture and output compare circuits)<br>Timer RE: With real-time clock and compare match function                              |
|                               | Serial interface                    | 2 channels (UART0, UART1)<br>Clock synchronous serial I/O, UART                                                                                                                                                                                                                                            |
|                               | Clock synchronous serial interface  | 1 channel<br>I <sup>2</sup> C bus Interface <sup>(1)</sup><br>Clock synchronous serial I/O with chip select                                                                                                                                                                                                |
|                               | LIN module                          | Hardware LIN: 1 channel (timer RA, UART0)                                                                                                                                                                                                                                                                  |
|                               | A/D converter                       | 10-bit A/D converter: 1 circuit, 12 channels                                                                                                                                                                                                                                                               |
|                               | Watchdog timer                      | 15 bits $\times$ 1 channel (with prescaler)<br>Reset start selectable                                                                                                                                                                                                                                      |
|                               | Interrupts                          | Internal: 11 sources, External: 5 sources, Software: 4 sources, Priority levels: 7 levels                                                                                                                                                                                                                  |
|                               | Clock                               | Clock generation circuits                                                                                                                                                                                                                                                                                  |
|                               |                                     | 3 circuits <ul style="list-style-type: none"> <li>• XIN clock generation circuit (with on-chip feedback resistor)</li> <li>• On-chip oscillator (high speed, low speed)<br/>High-speed on-chip oscillator has a frequency adjustment function</li> <li>• XCIN clock generation circuit (32 kHz)</li> </ul> |
|                               |                                     | Real-time clock (timer RE)                                                                                                                                                                                                                                                                                 |
|                               | Oscillation stop detection function | XIN clock oscillation stop detection function                                                                                                                                                                                                                                                              |
|                               | Voltage detection circuit           | On-chip                                                                                                                                                                                                                                                                                                    |
|                               | Power-on reset circuit              | On-chip                                                                                                                                                                                                                                                                                                    |
| Electrical Characteristics    | Supply voltage                      | $VCC = 3.0$ to $5.5$ V ( $f(XIN) = 20$ MHz)<br>$VCC = 2.7$ to $5.5$ V ( $f(XIN) = 10$ MHz)<br>$VCC = 2.2$ to $5.5$ V ( $f(XIN) = 5$ MHz)                                                                                                                                                                   |
|                               | Current consumption                 | Typ. 10 mA ( $VCC = 5.0$ V, $f(XIN) = 20$ MHz)<br>Typ. 6 mA ( $VCC = 3.0$ V, $f(XIN) = 10$ MHz)<br>Typ. 2.0 $\mu$ A ( $VCC = 3.0$ V, wait mode ( $f(XCIN) = 32$ kHz))<br>Typ. 0.7 $\mu$ A ( $VCC = 3.0$ V, stop mode)                                                                                      |
| Flash memory                  | Programming and erasure voltage     | $VCC = 2.7$ to $5.5$ V                                                                                                                                                                                                                                                                                     |
|                               | Programming and erasure endurance   | 1,000 times (data flash)<br>1,000 times (program ROM)                                                                                                                                                                                                                                                      |
| Operating Ambient Temperature |                                     | -20 to 85°C (N version)                                                                                                                                                                                                                                                                                    |
|                               |                                     | -40 to 85°C (D version) <sup>(2)</sup>                                                                                                                                                                                                                                                                     |
|                               |                                     | -20 to 105°C (Y version) <sup>(3)</sup>                                                                                                                                                                                                                                                                    |
| Package                       |                                     | 52-pin molded-plastic LQFP                                                                                                                                                                                                                                                                                 |
|                               |                                     | 64-pin molded-plastic FLGA                                                                                                                                                                                                                                                                                 |

## NOTES:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D version if D version functions are to be used.
3. Please contact Renesas Technology sales offices for the Y version.

### 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram




Figure 1.3 Type Number, Memory Size, and Package of R8C/25 Group

## 1.5 Pin Assignments

Figure 1.4 shows PLQP0052JA-A Package Pin Assignments (Top View). Figure 1.5 shows PTLG0064JA-A Package Pin Assignments.





Figure 1.4 PLQP0052JA-A Package Pin Assignments (Top View)

Pin assignments (top perspective view)



Package: PTLG0064JA-A(64F0G)

0.65 mm pin pitch, 6 mm square body

## NOTES:

1. P4\_7 is an input-only port.
2. Can be assigned to the pin in parentheses by a program.
3. In the figure, the numbers in circles are the pin numbers of the 52-pin LQFP package (PLQP0052JA-A).

NC: Non-Connection

R5F21244S  
NLG  
JAPAN

Pin assignments (top view)

Figure 1.5 PTLG0064JA-A Package Pin Assignments

## 1.6 Pin Functions

Table 1.5 lists Pin Functions.

**Table 1.5 Pin Functions**

| Type                                          | Symbol                                                                                               | I/O Type | Description                                                                                                                                                                                                                                                                         |
|-----------------------------------------------|------------------------------------------------------------------------------------------------------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Power supply input                            | VCC, VSS                                                                                             | I        | Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.                                                                                                                                                                                                                      |
| Analog power supply input                     | AVCC, AVSS                                                                                           | I        | Power supply for the A/D converter.<br>Connect a capacitor between AVCC and AVSS.                                                                                                                                                                                                   |
| Reset input                                   | $\overline{\text{RESET}}$                                                                            | I        | Input "L" on this pin resets the MCU.                                                                                                                                                                                                                                               |
| MODE                                          | MODE                                                                                                 | I        | Connect this pin to VCC via a resistor.                                                                                                                                                                                                                                             |
| XIN clock input                               | XIN                                                                                                  | I        | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an external clock, input it to the XIN pin and leave the XOUT pin open.                                                     |
| XIN clock output                              | XOUT                                                                                                 | O        |                                                                                                                                                                                                                                                                                     |
| XCIN clock input                              | XCIN                                                                                                 | I        | These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOU pins. To use an external clock, input it to the XCIN pin and leave the XCOU pin open.                                                                         |
| XCIN clock output                             | XCOU                                                                                                 | O        |                                                                                                                                                                                                                                                                                     |
| $\overline{\text{INT}}$ interrupt input       | $\overline{\text{INT0}}$ to $\overline{\text{INT3}}$                                                 | I        | $\overline{\text{INT}}$ interrupt input pins.<br>$\overline{\text{INT0}}$ is timer RD input pin. $\overline{\text{INT1}}$ is timer RA input pin.                                                                                                                                    |
| Key input interrupt                           | $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$                                                   | I        | Key input interrupt input pins                                                                                                                                                                                                                                                      |
| Timer RA                                      | TRAIO                                                                                                | I/O      | Timer RA I/O pin                                                                                                                                                                                                                                                                    |
|                                               | TRA0                                                                                                 | O        | Timer RA output pin                                                                                                                                                                                                                                                                 |
| Timer RB                                      | TRBO                                                                                                 | O        | Timer RB output pin                                                                                                                                                                                                                                                                 |
| Timer RD                                      | TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1                               | I/O      | Timer RD I/O ports                                                                                                                                                                                                                                                                  |
|                                               | TRDCLK                                                                                               | I        | External clock input pin                                                                                                                                                                                                                                                            |
| Timer RE                                      | TRE0                                                                                                 | O        | Divided clock output pin                                                                                                                                                                                                                                                            |
| Serial interface                              | CLK0, CLK1                                                                                           | I/O      | Transfer clock I/O pin                                                                                                                                                                                                                                                              |
|                                               | RXD0, RXD1                                                                                           | I        | Serial data input pins                                                                                                                                                                                                                                                              |
|                                               | TXD0, TXD1                                                                                           | O        | Serial data output pins                                                                                                                                                                                                                                                             |
| I <sup>2</sup> C bus interface                | SCL                                                                                                  | I/O      | Clock I/O pin                                                                                                                                                                                                                                                                       |
|                                               | SDA                                                                                                  | I/O      | Data I/O pin                                                                                                                                                                                                                                                                        |
| Clock synchronous serial I/O with chip select | SSI                                                                                                  | I/O      | Data I/O pin                                                                                                                                                                                                                                                                        |
|                                               | $\overline{\text{SCS}}$                                                                              | I/O      | Chip-select signal I/O pin                                                                                                                                                                                                                                                          |
|                                               | SSCK                                                                                                 | I/O      | Clock I/O pin                                                                                                                                                                                                                                                                       |
|                                               | SSO                                                                                                  | I/O      | Data I/O pin                                                                                                                                                                                                                                                                        |
| Reference voltage input                       | VREF                                                                                                 | I        | Reference voltage input pin to A/D converter                                                                                                                                                                                                                                        |
| A/D converter                                 | AN0 to AN11                                                                                          | I        | Analog input pins to A/D converter                                                                                                                                                                                                                                                  |
| I/O port                                      | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6_0 to P6_7 | I/O      | CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.<br>Any port set to input can be set to use a pull-up resistor or not by a program.<br>P2_0 to P2_7 also function as LED drive ports. |
| Input port                                    | P4_2, P4_6, P4_7                                                                                     | I        | Input-only ports                                                                                                                                                                                                                                                                    |

I: Input      O: Output      I/O: Input and output

Table 1.6 Pin Name Information by Pin Number

| Pin Number | Control Pin | Port | I/O Pin Functions for of Peripheral Modules |                |                  |                                               |                                |               |
|------------|-------------|------|---------------------------------------------|----------------|------------------|-----------------------------------------------|--------------------------------|---------------|
|            |             |      | Interrupt                                   | Timer          | Serial Interface | Clock Synchronous Serial I/O with Chip Select | I <sup>2</sup> C bus Interface | A/D Converter |
| 2          |             | P3_5 |                                             |                |                  | SSCK                                          | SCL                            |               |
| 3          |             | P3_3 |                                             |                |                  | SSI                                           |                                |               |
| 4          |             | P3_4 |                                             |                |                  | SCS                                           | SDA                            |               |
| 5          | MODE        |      |                                             |                |                  |                                               |                                |               |
| 6          | XCIN        | P4_3 |                                             |                |                  |                                               |                                |               |
| 7          | XCOUT       | P4_4 |                                             |                |                  |                                               |                                |               |
| 8          | RESET       |      |                                             |                |                  |                                               |                                |               |
| 9          | XOUT        | P4_7 |                                             |                |                  |                                               |                                |               |
| 10         | VSS/AVSS    |      |                                             |                |                  |                                               |                                |               |
| 11         | XIN         | P4_6 |                                             |                |                  |                                               |                                |               |
| 12         | VCC/AVCC    |      |                                             |                |                  |                                               |                                |               |
| 13         |             | P2_7 |                                             | TRDIOD1        |                  |                                               |                                |               |
| 14         |             | P2_6 |                                             | TRDIOC1        |                  |                                               |                                |               |
| 15         |             | P2_5 |                                             | TRDIOB1        |                  |                                               |                                |               |
| 16         |             | P2_4 |                                             | TRDIOA1        |                  |                                               |                                |               |
| 17         |             | P2_3 |                                             | TRDIOD0        |                  |                                               |                                |               |
| 18         |             | P2_2 |                                             | TRDIOC0        |                  |                                               |                                |               |
| 19         |             | P2_1 |                                             | TRDIOB0        |                  |                                               |                                |               |
| 20         |             | P2_0 |                                             | TRDIOA0/TRDCLK |                  |                                               |                                |               |
| 21         |             | P1_7 | INT1                                        | TRAIO          |                  |                                               |                                |               |
| 22         |             | P1_6 |                                             |                | CLK0             |                                               |                                |               |
| 23         |             | P1_5 | (INT1)(1)                                   | (TRAIO)(1)     | RXD0             |                                               |                                |               |
| 24         |             | P1_4 |                                             |                | TXD0             |                                               |                                |               |
| 25         |             | P1_3 | KI3                                         |                |                  |                                               |                                | AN11          |
| 27         |             | P4_5 | INT0                                        | INT0           |                  |                                               |                                |               |
| 28         |             | P6_6 | INT2                                        |                | TXD1             |                                               |                                |               |
| 29         |             | P6_7 | INT3                                        |                | RXD1             |                                               |                                |               |
| 30         |             | P1_2 | KI2                                         |                |                  |                                               |                                | AN10          |
| 31         |             | P1_1 | KI1                                         |                |                  |                                               |                                | AN9           |
| 32         |             | P1_0 | KI0                                         |                |                  |                                               |                                | AN8           |
| 33         |             | P3_1 |                                             | TRBO           |                  |                                               |                                |               |
| 34         |             | P3_0 |                                             | TRA0           |                  |                                               |                                |               |
| 35         |             | P6_5 |                                             |                | CLK1             |                                               |                                |               |
| 36         |             | P6_4 |                                             |                |                  |                                               |                                |               |
| 37         |             | P6_3 |                                             |                |                  |                                               |                                |               |
| 38         |             | P0_7 |                                             |                |                  |                                               |                                | AN0           |
| 41         |             | P0_6 |                                             |                |                  |                                               |                                | AN1           |
| 42         |             | P0_5 |                                             |                |                  |                                               |                                | AN2           |
| 43         |             | P0_4 |                                             |                |                  |                                               |                                | AN3           |
| 44         | VREF        | P4_2 |                                             |                |                  |                                               |                                |               |
| 45         |             | P6_0 |                                             | TRE0           |                  |                                               |                                |               |
| 46         |             | P6_2 |                                             |                |                  |                                               |                                |               |
| 47         |             | P6_1 |                                             |                |                  |                                               |                                |               |
| 48         |             | P0_3 |                                             |                |                  |                                               |                                | AN4           |
| 49         |             | P0_2 |                                             |                |                  |                                               |                                | AN5           |
| 50         |             | P0_1 |                                             |                |                  |                                               |                                | AN6           |
| 51         |             | P0_0 |                                             |                |                  |                                               |                                | AN7           |
| 52         |             | P3_7 |                                             |                |                  | SSO                                           |                                |               |

NOTE:

1. Can be assigned to the pin in parentheses by a program.

### 3.2 R8C/25 Group

Figure 3.2 is a Memory Map of R8C/25 Group. The R8C/25 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 2-Kbyte internal RAM is allocated addresses 00400h to 00BFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/25 Group